Abstract. Three natural equivalence relations on the in nite state space of a hybrid automaton are language equivalence, simulation equivalence, and bisimulation equivalence. When one of these equivalence relations has a nite quotient, certain model checking and controller synthesis problems are decidable. When bounds on the number of equivalence classes are obtained, bounds on the running times of model checking and synthesis algorithms follow as corollaries.
Introduction
A hybrid automaton consists of a nite automaton interacting with a continuous dynamical system on R n ACHH93, NOSY93] . Hybrid automata are used to model embedded controllers and other systems that consist of interacting discrete and continuous components. If the continuous dynamics are xed, one can ask when two v ectors x y 2 R n are distinguishable by some hybrid automaton from a given class. The purpose of this exercise is to nd nite quotients of the in nite state space R n so that algorithmic veri cation can be performed. For example, if every continuous variable moves uniformly at slope 1 (as in timed automata), then there is a nite bisimulation equivalence quotient on R n AD94]. It follows that veri cation and control problems for timed automata can be solved using nite-state methods.
We consider time-abstract distinguishability, in which the durations of time delays are not taken into account. The opposite approach, timed distinguishability, leads to a sterile theory in which, relative t o a n y i n teresting class of hybrid automata, no two states are equivalent. Moreover, any speci c timing constraint that is required of a system can (and should) be speci ed by the introduction of a clock v ariable that enforces the constraint Hen95]. Thus it is unnecessary to burden the semantics by the introduction of in nitely many time actions.
We consider three types of time-abstract distinguishability, or, dually, three types of equivalence: language equivalence, simulation equivalence 1 , and bisimulation equivalence. Each equivalence relation has a direct connection to a temporal logic TL (bisimulation equivalence corresponds to the full branching-time logic CTL BCG88] simulation equivalence corresponds to the universal fragment of CTL BBLS92] language equivalence corresponds to linear temporal logic).
When the quotient o f is nite (and computable) for a class C of hybrid automata, the model checking problem for TL and the controller synthesis problem for invariance are decidable on the class C Hen96] . Moreover, when the number of equivalence classes is determined, upper bounds on the running times of the model checking and controller synthesis algorithms are obtained.
We distinguish between two models of each equivalence. Hybrid automata have time actions and discrete actions. In the synchronous model, time actions are visible, while in the asynchronous model, time actions are silent. Thus in the synchronous model of simulation, discrete actions must be matched by discrete actions and time actions must be matched by time actions, while in the asynchronous model, each discrete action may b e m a t c hed by a silent time action followed by a matching discrete action. Language equivalence is inherently asynchronous. However, it is pro table to consider both models of (bi)simulation, because asynchronous (bi)simulation equivalence may be coarser than synchronous (bi)simulation equivalence and so the subtle distinction is necessary for a precise analysis. 2 We therefore study ve di erent equivalence relations.
We are interested in rectangular hybrid automata (RHA), in which e a c h c o n tinuous variable x is a clock with bounded drift, and therefore follows a nondeterministic di erential equation of the form dx dt 2 a b]. Rectangular hybrid automata are useful for modeling distributed communication protocols HW95] , and for approximating nonlinear hybrid systems HH95].
Two w ell-studied classes of hybrid automata are timed automata AD94] and linear hybrid automata (LHA) ACH + 95]. In a timed automaton, every continuous variable x is a precise clock, and therefore satis es the di erential equation dx dt = 1 . In a linear hybrid automaton, the rst derivatives of the continuous variables satisfy linear relationships. Linearity allows many properties of LHA to be analyzed symbolically AHH96]. Rectangular hybrid automata are an intermediate class, more general than timed automata, but less general than linear hybrid automata. For timed automata, all ve e q u i v alence relations coincide (with a relation called region equivalence, which considers two v ectors to be equivalent if their components (1) have the same integer parts, and (2) their fractional parts have the same relative ordering). For linear hybrid automata, each of the ve equivalence relations degenerates to equality o n R n . The intermediate class of rectangular hybrid automata is amenable to automatic veri cation because even though RHA are more general than timed automata, their language equivalence quotient is still nite PV94]. On the other hand, the synchronous bisimulation quotient for RHA is known to be in nite Hen95]. Our goal is to elucidate the relationships between the ve equivalence relations for the class of rectangular hybrid automata: we determine which quotients are nite, and provide bounds on the number of equivalence classes.
We develop two main results, which w e discuss throughout the remainder of this introduction. The rst shows that language equivalence for RHA is coarser than was previously known by a multiplicative exponential factor. We therefore obtain an improved model checking algorithm for linear temporal logic on RHA. The second shows that, contrary to a previous conjecture HHK95], both the synchronous and asynchronous simulation equivalence relations (and hence also both bisimulation equivalence relations) for RHA degenerate to equality. In fact, equality is the only synchronous simulation already in three dimensions (i.e., when n = 3). It follows that symbolic algorithms, such as those implemented in HyTech HHWT95, AHH96], need not terminate when applied to universal CTL properties of RHA.
Language Equivalence for Rectangular Hybrid Automata. Rectangular hybrid automata generalize timed automata, yet incur no complexity penalty f o r s e v eral decision problems HKPV95]. In particular, the language emptiness problem for RHA is PSPACE-complete, due to the existence of a language-preserving translation from rectangular hybrid automata into timed automata. Examining this translation, we nd that the clocks of the resulting timed automata have a special property: each clock is constrained in only one direction. We study these one-sided timed automata (OTA), which h a ve t wo sets of clocks: upper-bounded clocks are constrained by guards only from above, while lower-bounded clocks are constrained by guards only from below. We s h o w that for OTA, language equivalence and asynchronous simulation equivalence coincide, and are coarser than region equivalence by a m ultiplicative factor of 2 n . Since two states of a hybrid automaton are language equivalent if they are translated to language equivalent states of a one-sided timed automaton, we obtain a new su cient condition for language equivalence for RHA as a corollary. F or symbolic model checkers, such a s HyTech, Kronos DY95] , and UppAal LPY95], our results may be applied to obtain better bounds on performance. For enumerative model checking, we obtain better algorithms, because we reduce the number of equivalence classes that must be enumerated.
We illustrate by an example the increased compaction of the state space on rectangular hybrid automata given by our main positive result. Consider the class C of all rectangular hybrid automata . It was there shown that every 2D RHA has a nite synchronous simulation equivalence quotient ( a n d therefore a nite asynchronous simulation equivalence quotient). It was conjectured that this result generalized to RHA of arbitrary dimension. We disprove this conjecture, showing that, in fact, the only synchronous simulation on three-dimensional RHA is equality. Asynchronous simulation equivalence relation is equality in four or more dimensions (we do not know if the asynchronous simulation equivalence quotient is nite or in nite in three dimensions). The remainder of the paper is organized as follows. Section 2 provides de nitions and previous results. Section 3 presents an analysis of one-sided timed automata. In Section 4 the results of Section 3 are applied to the language equivalence problem for rectangular hybrid automata, and then the synchronous and asynchronous simulation equivalence relations for RHA are characterized. Section 5 summarizes our results a tabulation is given in Figure 7 .
De nitions and Previous Results
Fix a positive i n teger n. A rectangle B is a closed subset of R n that is the cartesian product of (possibly unbounded) intervals on R, all of whose nite endpoints are integers. We write B i for the projection of B on the ith coordinate, so that B = Q n i=1 B i .
For a closed interval I R and a number x 2 R, de ne closest(x I) to be the closest point to x lying in I. S o i f x 2 I, then closest(x I) = x i f x min I then closest(x I) = min I a n d if x max I then closest(x I) = max I. A guarded c ommand is a triple g = ( B U F), where the guard B and the reset F are rectangles, and U f 1 : : : n g is the update set. The guarded command g de nes a binary relation jump g on R n by ( x x 0 ) 2 jump g i (1) x 2 B, (2) for each i 2 U, x 0 i 2 F i , and (3) for each i = 2 U, x 0 i = closest(x i F i ). Thus the guarded command g may act on x i x satis es the guard. The result of the action is to reassign each coordinate i 2 U nondeterministically to a value in F i , and to reassign each coordinate i = 2 U to the closest value in F i . In particular, if F = B, then the coordinates i = 2 U a r e l e f t u n c hanged. One-sided Timed Automata. A timed automaton is a rectangular hybrid automaton T such that act T is the singleton f(1 1 : : : 1)g consisting of the vector with all components equal to 1. Thus each coordinate of the continuous state of a timed automaton moves deterministically and uniformly at slope 1 as time passes. We say that coordinate i is an upper-bounded c l o ck if for each edge e 2 E T , i f guard(e) = ( B U F), then B i (which i s a n i n terval) is unbounded from below. This means that the ith coordinate of the continuous state of T is constrained by guards only from above. We s a y that coordinate j is a lower-bounded c l o ck if for each e d g e e 2 E T , i f guard(e) = ( B U F), then B j is unbounded from above. This means that the jth coordinate of the continuous state of T is constrained by guards only from below. The timed automaton T is upper-bounded (resp. lower-bounded) if each coordinate is an upper-bounded (resp. lower-bounded) clock. The timed automaton T is one-sided if every coordinate is either an upper-bounded clock o r a l o wer-bounded clock.
Every n-dimensional rectangular hybrid automaton can be translated into a 2n-dimensional one-sided timed automaton with the same language. The mapping from R n to R 2n is uniform among all RHA with the same activity rectangle, and therefore allows characterizations of language Equivalences for Rectangular Hybrid Automata.
Language Equivalence. Let C be a class of n-dimensional rectangular hybrid automata. We that say t wo v ectors x u 2 R n are language equivalent with respect to C, and write x C lang u, i for every automaton A 2 C , a n d e v ery vertex v 2 V A , L A (v x) = L A (v u). De ne x C lang u i for every automaton A 2 C , and
Simulation Equivalence. Let C be a class of n-dimensional rectangular hybrid automata, each having the same activity rectangle R. L e t G be the set of guarded commands appearing in some automaton in C. A synchronous simulation on R n with respect to C is a binary relation such that for every x u 2 R n , i f x u then (1) for every x 0 2 R n and every t 2 R >0 , i f x 0 ;x t 2 R then either x 0 u or there exist a t 0 2 R >0 and a u 0 2 R n such that x 0 u 0 and u 0 ;u is denoted by C syn . I f x C syn u, w e s a y u synchronously simulates x with respect to C. I f x C syn u, then every time action with source x can be matched by a time action with source u, and every immediate application of a guarded command to x can be matched by the immediate application of the same guarded command to u. I t f o l l o ws that if x C syn u, then x C lang u. W e write x C syn u if x C syn u and u C syn x. This equivalence relation is known as synchronous simulation equivalence with respect to C.
For asynchronous simulations, time is folded into the application of guarded commands. For a guarded command g, de ne the binary relation delayed R g on R n by ( x x 0 ) 2 delayed R g i there exists an x 00 2 R n such that (1) (x 00 x 0 ) 2 jump g and (2) either x 00 = x or there exists a time t > 0 such that x 00 ;x t 2 R. A n asynchronous simulation on R n with respect to C is a binary relation such that for every x u 2 R n , i f x u then for every x 0 2 R n and every guarded command g 2 G with (x x 0 ) 2 delayed R g , there exists a u 0 2 R n such that x 0 u 0 and (u u 0 ) 2 delayed R g . The largest asynchronous simulation on R n with respect to C is denoted by C asyn . I f x C asyn u, w e s a y u asynchronously simulates x with respect to C. I f x C asyn u, then every guarded command executable by x after an unspeci ed waiting period can be matched by u. It follows that if x C asyn u, then x C lang u. W e write x C asyn u if x C asyn u and u C asyn x. This equivalence relation is known as asynchronous simulation equivalence with respect to C. Notice that every synchronous simulation is an asynchronous simulation. Therefore if x C syn u, then x C asyn u. Hence asynchronous simulation equivalence is at least as coarse as synchronous simulation equivalence.
Bisimulation Equivalence. A synchronous (resp. asynchronous) bisimulation with respect to C is a symmetric synchronous (resp. asynchronous) simulation with respect to C. The largest synchronous (resp. asynchronous) bisimulation on R n with respect to C is denoted by = C syn (resp. = C asyn ), and called synchronous bisimulation equivalence (resp. asynchronous bisimulation equivalence). Bisimulation equivalence is at least as ne as simulation equivalence, and it is ner if simulation equivalence is not a simulation. Figure 5 depicts the relative coarseness of each of the ve equivalence relations with respect to C. Language equivalence is the coarsest synchronous bisimulation equivalence is the nest.
Equivalences with Respect to the Class of Timed Automata. The ceiling or oor of a vector x is taken coordinatewise, so dxe = ( dx 1 e dx 2 e : : : dx n e). Recall that the region equivalence r elation on R n is de ned by x = reg x 0 i dxe = dx 0 e, bxc = bx 0 c, a n d for each k `2 f 1 : : : n g, bx k ; x`c = bx 0 k ; x 0`c . That is, (1) each x k and x 0 k must have the same integer part, and both or neither mu s t b e a n i n teger, and (2) the fractional parts of x k and x`must be ordered in the same way as the fractional parts of x 0 k and x 0`.
Theorem 2 AD94] With respect to the class of timed automata, all ve equivalence r elations (language equivalence, and synchronous and asynchronous simulation and bisimulation equivalence) coincide with region equivalence.
3 One-sided Timed Automata
We begin the analysis of one-sided timed automata by rst considering automata whose clocks are all of the same type. For a vector x 2 R n and a time t 0, de ne x + t to be the vector (x 1 + t : : : x n + t).
Upper-bounded Timed Automata
For the class of upper-bounded timed automata, language equivalence and both types of simulation equivalence coincide, while both types of bisimulation equivalence are much ner. The latter two coincide with region equivalence. Since region equivalence is a synchronous bisimulation, it su ces to show that asynchronous bisimulation equivalence coincides with region equivalence. Suppose x = C asyn u. Since x C asyn u, it follows from the above that dxe = due. Suppose that bxc 6 = buc. Without loss of generality, suppose x i < u i and u i 2 Z. Consider the upper-bounded guarded command g traditionally denoted by the expression z i u i ! z j := 0, where z i refers to the ith clock v ariable, and j 6 = i.
There is a unique u 0 such t h a t ( u u 0 ) 2 delayed g . L e t x 0 = x x j := 0]. Then (x x 0 ) 2 delayed g .
We claim x 0 6 = C asyn u 0 . This is because for small enough t > 0, dx 0 i + te = dx i + te = u i and dx 0 j + te = 1 but for every t 0 > 0, du 0 i + t 0 e > u i , and for t 0 = 0 , du 0 j + t 0 e = 0 . Thus if g 0 is the trivial guarded command (R n R n ), then (x 0 x 0 + t) 2 delayed g 0 , but no delayed g 0 -successor of u 0 is asynchronously bisimulation equivalent t o x 0 + t. W e h a ve proven by c o n tradiction that bxc = buc. T o complete the proof, we s h o w that the fractional parts of the coordinates of x and y must have the same relative order. Suppose bx j ; x i c > bu j ; u i c. Then because dxe = due and bxc = buc, the fractional part of x j is greater than the fractional part of x i , while the reverse holds for u j and u i . T h us there exists a time t 0 (namely, dx j e ; x j + for small enough ) s u c h that for every time t 0 0, dx + te 6 = du + t 0 e. T h us again there is a delayed g 0 -successor of x that is not asynchronously bisimulation equivalent t o a n y delayed g 0 -successor of u.
Lower-bounded Timed Automata
For the class of lower-bounded timed automata, the asynchronous notions of equivalence collapse to the universal relation, while the synchronous equivalences are much ner.
Proposition 2 1. Language equivalence, asynchronous simulation equivalence, and asynchronous bisimulation equivalence w i t h r espect to the class of lower-bounded t i m e d automata coincide with the universal relation R n R n . 2. Clock vectors y y 0 2 R n are synchronously simulation equivalent with respect to the class of lower-bounded timed automata i byc = by 0 c. 3 . In two or more dimensions, synchronous bisimulation equivalence w i t h r espect to the class of lower-bounded timed automata coincides with region equivalence.
Proof. Call a guarded command lower-bounded if it appears in a lower-bounded timed automaton.
Every guard B of a lower-bounded guarded command is of the form Q n j=1 p j 1), where each p j 2 Z f;1g. I t f o l l o ws that y 2 B i y p coordinatewise. Thus for any l o wer-bounded guarded command g = ( B U F), the domain of jump g is fy 2 R n j y pg. But since for any y there is a t 0 such that y + t p, the domain of delayed g is R n . This proves (1). Let C be the class of all lower bounded timed automata. To prove (2), put y y 0 i byc b y 0 c. Then y y 0 i for every lower bound guarded command g, y 2 dom jump g implies y 0 2 dom jump g . Thus y C syn y 0 implies y y 0 . On the other hand, is a synchronous simulation. Lemma 1 For every one-sided g u a r ded c ommand g = ( ( q p) U F ), dom delayed g = f(x y) 2 R n+m j x q and (8i)(8j) p j ; q i y j ; x i ]g: Proof. dom delayed g = f(x y) 2 R n+m j (9t 0) (x y)+t 2 dom jump g ]g = f(x y) 2 R n+m j (9t 0) (x + t) q and (y + t) p]g = f(x y) 2 R n+m j x q and max j p j ; y j min i q i ; x i g = f(x y) 2 R n+m j x q and (8i)(8j) p j ; y j q i ; x i ]g = f(x y) 2 R n+m j x q and (8i)(8j) p j ; q i y j ; x i ]g:
Lemma 2 For all (x y) (x 0 y 0 ) 2 R n+m , (x y) 1 (x 0 y 0 ) i for every one-sided g u a r ded c ommand g = ( B U F), (x y) 2 dom delayed g implies (x 0 y 0 ) 2 dom delayed g . Proof. Suppose (x y) 1 (x 0 y 0 ). Let g = ( ( q p) ). Since (x y) 1 (x 0 y 0 ), dx 0 e d xe q, a n d for each i and j, y 0 j ; x 0 i b y j ; x i c p j ; q i . T h e only if now follows from Lemma 1. We n o w prove the if . C a s e 1 : dx 0 e 6 d xe. L e t B be the one-sided guard (dxe (;1 : : : ;1)), and let g = ( B B ). Then (x y) 2 dom delayed g and (x 0 y 0 ) = 2 dom delayed g . Case 2: by 0 j ;x 0 i c < by j ; x i c. L e t q i p j 2 Zbe such that p j ; q i = by j ; x i c and x i q i . L e t B be the one-sided guard ((1 : : : 1 q i 1 : : : 1)(;1 : : : ;1 p j ;1 : : : ;1)), and let g = ( B B ). By Lemma 1, (x y) 2 dom delayed g and (x 0 y 0 ) = 2 dom delayed g .
Synchronous Analysis.
It is not the case that (x y) 1 (x 0 y 0 ) implies that for every one-sided guarded command g, (x y) 2 dom jump g implies (x 0 y 0 ) 2 dom jump g . F or this we need the additional condition that by 0 c b yc.
De nition 2 The binary relation 2 on R n+m is de ned by ( x y) 2 (x 0 y 0 ) i ( x y) 1 (x 0 y 0 ) and by 0 c b yc.
In order to prove that 2 is a synchronous simulation, we need a few basic lemmas about di erences of oors and ceilings.
Lemma 3 We n o w show that 2 is a synchronous simulation. Suppose (x y) 2 (u v). Analysis of time transitions is simple. For t 2 R 0 , l e t B be the one-sided guard (dx + te by + tc), and let g = ( B B ). Since (x y) 2 dom delayed g , it follows from Lemma 2 that (u v) 2 dom delayed g as well. Thus there exists a t 0 2 R 0 such that u + t 0 d x + te and v + t 0 b y + tc. 
Asynchronous Analysis.
It turns out that synchronous simulation equivalence is more discriminating than asynchronous simulation equivalence. The latter coincides with language equivalence.
Proposition 4 The relation 1 is the largest asynchronous simulation on R n+m with respect to the class of one-sided t i m e d automata.
Proof. We s h o w that 1 is an asynchronous simulation. That it is the largest follows from Lemma 2. Suppose (x y) 1 (u v) and ((x y) (x 0 y 0 )) 2 delayed g . We m ust show that there exists a (u 0 v 0 ) 2 R n+m such that ((u v) (u 0 v 0 )) 2 delayed g and (x 0 y 0 ) 1 (u 0 v 0 ). There exists a t 0 such that ((x + t y + t) (x 0 y 0 )) 2 jump g . L e t h be any one-sided guarded command with guard (dx + te by + tc). Then (x y) 2 dom delayed h . By Lemma 2, (u v) 2 dom delayed h as well. Therefore there exists a time t 0 0 such that (u + t 0 v + t 0 ) 2 dom jump h . Then du + t 0 e d x + te, bv + t 0 c b y + tc, a n d f o r a l l i and j, b(v j + t 0 ) ; (u i + t 0 )c = bv j ; u i c by j ; x i c = b(y j + t) ; (x i + t)c. S o ( x + t y + t) 2 (u + t 0 v + t 0 ). It follows that there exists a (u 0 v 0 ) such that ((u + t 0 v + t 0 ) (u 0 v 0 )) 2 jump g and (x 0 y 0 ) 2 (u 0 v 0 ). Immediately from the de nitions follow ( ( u v) (u 0 v 0 )) 2 delayed g and (x 0 y 0 ) 1 (u 0 v 0 ). Theorem 3 For all (x y) (x 0 y 0 ) 2 R n+m , the following are e quivalent:
clock vectors (x y) and (x 0 y 0 ) are language equivalent with respect to the class of one-sided timed automata, clock vectors (x y) and (x 0 y 0 ) are asynchronously simulation equivalent with respect to the class of one-sided timed automata, 1. dxe = dx 0 e, a n d 2. 8i 2 f 1 : : : n g: 8j 2 f 1 : : : m g: by j ; x i c = by 0 j ; x 0 i c.
Clock vectors (x y) (x 0 y 0 ) 2 R n+m are synchronously simulation equivalent with respect to the class of one-sided timed automata i they are asynchronously simulation equivalent and dye = dy 0 e.
Synchronous and asynchronous bisimulation equivalence w i t h r espect to the class of one-sided timed automata coincide with region equivalence. Proof. The equivalence of the rst three statements follows immediately from Proposition 4 and Lemma 2. The characterization of synchronous simulation equivalence is a restatement o f Proposition 3. The characterizations of synchronous and asynchronous bisimulation equivalence follow from Proposition 1 and the fact that region equivalence is a synchronous bisimulation.
3.3.3 Size of the Language Equivalence Quotient.
The coarseness of an equivalence relation on R n is measured by the number of equivalence classes per unit volume. Let Regions(n) be the number of region equivalence classes on n dimensions where all clocks are constrained to lie in the interval (0 1), and let OneSidedRegions(n) be the number of language equivalence classes for one-sided timed automata with n=2 upper-bounded clocks and n=2 l o wer-bounded clocks, where all clocks are constrained to lie in the interval (0 1), as de ned by Theorem 1. These classes are called regions and one-sided r egions respectively. While the region equivalence of (x y) and (x 0 y 0 ) requires that the relative ordering of the fractional parts of each pair of coordinates be identical for the two v ectors, one-sided region equivalence only requires the same relative ordering of the fractional parts of pairs of coordinates for which one is a lowerbounded clock and one is an upper-bounded clock. It follows that one-sided region equivalence is considerably coarser than region equivalence. Figure 6 illustrates the di erence between regions and one-sided regions. Any one of the following four conditions bars the vectors (x y) and (x 0 y 0 ) from being region equivalent: (1) x 1 > x 2 but x 0 1 = x 0 2 , (2) y 1 > y 2 but y 0 1 < y 0 2 , ( 3 ) x 3 > x 4 but x 0 3 < x 0 4 , and (4) y 1 > x 4 but y 0 1 = x 0 4 . H o wever, the relative order of the fractional parts of two upper-bounded clocks (or two l o wer-bounded clocks) is irrelevant to one-sided region equivalence. Therefore (1), (2), and (3) do not prevent the one-sided region equivalence of the two v ectors. Nor does condition (4) prevent it, because by 1 ; x 4 c = by 0 1 ; x 0 4 c. The two v ectors are in fact one-sided region equivalent.
Using characterizations of Regions(n) a n d OneSidedRegions(n) in terms of Stirling numbers of the second kind (see, e.g., GKP89]), we s h o w that, while the number of one-sided regions is still exponential, it is less than the number of regions by a m ultiplicative exponential factor.
Theorem 4 Regions(2n)
OneSidedRegions (2n) = ( 2 n ).
Proof. Let ( n k ) be the number of ways to partition a set of n elements into k subsets. Each region in (0 1) 2n de nes a partition of f1 : : : 2ng into k subsets, where each subset de nes a set of coordinates with the same value, and a permutation of the partition classes, giving the relative ordering of these values. Therefore 
Therefore OneSidedRegions(2n) = O(Regions(n) 2 ). Since every pair of n-dimensional regions can be used to form a distinct 2n-dimensional region by placing one \on top" of the other, Regions ] ] for all 6 = 2 f g. We prove b y induction that for all n 1, 1(n): x < 1 2 n , x = 1 2 n , a n d x > 1 2 n are synchronously distinguishable, 2(n): y < 1 2 n , y = 1 2 n , and y > 1 2 n are synchronously distinguishable, 3(n): z < 1 2 n , z = 1 2 n , a n d z > 1 2 n are synchronously distinguishable. In fact we p r o ve that 1(n+ 1 )^2(n+ 1 )^3(n) implies 1(n+ 2 )^2(n+ 2 )^3(n+1), which m a k es the base case somewhat lengthy. S i n c e x and y occupy symmetrical positions, we p r o ve results for x only, and refer to the x result when a y citation is needed. A ] for all 6 = 2 f g. We rst prove b y induction that for all n 1, 1(n): For all a 6 = b 2 f w x yg, a < 1 2 n^b = 0 , a = 1 2 n^b = 0 , a n d a > 1 2 n^b = 0 a r e asynchronously distinguishable, 2(n): For all b 2 f w x yg, z < 1 2 n^b = 0 , z = 1 2 n^b = 0 , a n d z > 1 2 n^b = 0 a r e asynchronously distinguishable. In fact we prove that 1(n + 1 ) 2(n) implies 1(n + 2 ) 2(n + 1). It then follows quickly that for every dyadic rational k Since w, x, a n d y occupy symmetrical positions, we only prove results for one (usually x), and refer to this proof when a symmetrical result is needed. We w r i t e W for the guarded command true ! w := 0, and similarly for x, y, and z. This completes the base case. We n o w turn to the induction step. Assume 1(n + 1) and 2(n). L). z 1 2 n+1^y = 0 ] ] 6 asyn z > 1 Q). 2(n + 1): immediate from L), P), and 2(n).
The proof of 1(n) and 2(n) for all n is complete. The truth of 3(k n) a n d 4 ( k n) follows by the same argument used to prove I(k n), II(k n), and III(k n) in the proof of Theorem 5, except that the case of k 2 n = 1 m ust be handled di erently. 2 n n ) and 4(2 n n ) follow from 1(n) and 2(n) respectively.
We omit the inductive step of the proof of 3(k n) and 4(k n), and turn to 5(k n) and 6(k n). Thus 6(k n) f o l l o ws from 4(k n).
Summary
A summary of our results is given in Figure 7 . All of the results are new, except those in the column regarding the class of timed automata AD94]. In the four columns regarding subclasses of timed automata, exact characterizations of each of the ve equivalence relations are given. Our main results relate to rectangular hybrid automata. First, language equivalence is nite, and a su cient condition for language equivalence, superior by a m ultiplicative exponential factor to previouslyknown conditions, is derivable from the language equivalence relation that is displayed for one-sided timed automata. Second, the only synchronous simulation in three dimensions is equality, and asynchronous simulation equivalence in four dimensions is equality. Finally, our results suggest that simulation equivalence can be a more useful approximation to language equivalence than bisimulation equivalence. Indeed, for all of the subclasses of timed automata that we consider, synchronous bisimulation equivalence is ner than language equivalence. Moreover, except in the case of lowerbounded timed automata, the same can be said for asynchronous bisimulation equivalence. 
